A few days ago, Menta of Montpellier, France, announced that it had selected IEEE-compliant Verilog, SystemVerilog, and VHDL parsers from Verific to serve as the front-end to Menta’s Origami Designer and Origami Programmer tools used to create embedded FPGAs for SoC designs.