Verific Adds UPF Elaborator to Comprehensive Parser Platform Portfolio

New Functionality Broadens UPF Parser/Analyzer Capabilities

Verific Design Automation, the recognized leader of SystemVerilog, VHDL and Unified Power Format (UPF) Parser Platforms in production and development use throughout the semiconductor industry, today announced availability of its UPF Elaborator.

Read more at MarketWired.