Main Page
From Verific Design Automation FAQ
Revision as of 12:58, 7 July 2016 by
107.3.140.142
(
Talk
)
(
diff
)
← Older revision
|
Latest revision
(
diff
) |
Newer revision →
(
diff
)
Jump to:
navigation
,
search
General
How do I know what language a Netlist in the netlist database comes from?
What are the data structures in Verific?
Does Verific support cross module references (XMR)?
VHDL, Verilog, Liberty, EDIF
Output
TCL, Perl, Python, Java
Navigation menu
Personal tools
Log in
Namespaces
Main page
Discussion
Variants
Views
Read
View source
View history
More
Search
Navigation
Main page
Recent changes
Random page
Help
Tools
What links here
Related changes
Special pages
Permanent link
Page information
