Verific Design Automation

  • Home
  • Products
  • Downloads
  • News
  • Testimonials
  • About Verific
  • Contact us

EDIF / SDF / Liberty

To complement its SystemVerilog, UPF, and VHDL Parser Platforms, Verific also provides SDF, EDIF, and Liberty (Synopsys .lib format) parser that interface directly into the common database.

EDIF parser
Supports EDIF version 2 0 0

SDF parser
Supports SDF version 3.0 (May 1995), IEEE 1497-2001

Liberty parser

Supports full logical (.lib) set of constructs including SPDM and both syntax and common semantic checks

Do you want more information?

Try our Free 30-day Evaluation Package, our downloads page or just contact us.

  • SystemVerilog
  • VHDL
  • UPF
  • INVIO
  • Verilog
  • Verilog-AMS
  • Verilog Netlist Only
  • EDIF / SDF / Liberty
  • Verilog Test Suites
  • Back to Main Flow Diagram

Free 30-day Evaluation Package
Click here for our free Evaluation Package

PDF Downloads
Datasheets, white papers and blogs

Viper
Online defect and enhancement tracking

Documentation
Online documentation

FAQs
Q and A on Verific APIs and more

Verific Design Automation, Inc.
Please call (+1) 510-522-1555
Or email us at info@verific.com

© Copyright 2000–2025 • Verific Design Automation. All Rights Reserved